How To Implement Shift-Register in VHDL Using a FIFO When you implement a digital design one of the most used building block is a pipeline or a digital delay line. For instance, you could need to compensate the delay between two For instance, you could need to compensate the delay between two branches of  a … Continue reading How To Implement Shift-Register in VHDL Using a FIFO